HOME > 상세정보


Advances in computer systems architecture : 10th Asia-Pacific conference, ACSAC 2005, Singapore, October 24-26, 2005 : proceedings

Advances in computer systems architecture : 10th Asia-Pacific conference, ACSAC 2005, Singapore, October 24-26, 2005 : proceedings

Srikanthan, Thambipillai. Xue, Jingling, 1962-.
서명 / 저자사항
Advances in computer systems architecture : 10th Asia-Pacific conference, ACSAC 2005, Singapore, October 24-26, 2005 : proceedings / Thambipillai Srikanthan, Jingling Xue, Chip-Hong Chang (eds.).
Berlin ;   New York :   Springer,   2005.  
xvii, 833 p. : ill. ; 24 cm.
Lecture notes in computer science,0302-9743 ; 3740
3540296433 (pbk.)
Includes bibliographical references and index.
Computer architecture --Congresses.
000 00000cam u2200205 a 4500
001 000046044830
005 20200910164450
008 200902s2005 gw a b 101 0 eng d
010 ▼a 2005934301
020 ▼a 3540296433 (pbk.)
035 ▼a (KERIS)REF000017438141
040 ▼a OHX ▼c OHX ▼d CUS ▼d BAKER ▼d DLC ▼d 211009
050 0 0 ▼a QA76.9.A73 ▼b A28 2005
082 0 0 ▼a 004.2/2 ▼2 23
084 ▼a 004.22 ▼2 DDCK
090 ▼a 004.22 ▼b A187a ▼c 10
111 2 ▼a ACSAC (Asia-Pacific Computer Systems Architecture Conference) ▼n (10th : ▼d 2005 : ▼c Singapore)
245 1 0 ▼a Advances in computer systems architecture : ▼b 10th Asia-Pacific conference, ACSAC 2005, Singapore, October 24-26, 2005 : proceedings / ▼c Thambipillai Srikanthan, Jingling Xue, Chip-Hong Chang (eds.).
246 3 0 ▼a ACSAC 2005
260 ▼a Berlin ; ▼a New York : ▼b Springer, ▼c 2005.
300 ▼a xvii, 833 p. : ▼b ill. ; ▼c 24 cm.
490 1 ▼a Lecture notes in computer science, ▼x 0302-9743 ; ▼v 3740
504 ▼a Includes bibliographical references and index.
650 0 ▼a Computer architecture ▼v Congresses.
700 1 ▼a Srikanthan, Thambipillai.
700 1 ▼a Xue, Jingling, ▼d 1962-.
830 0 ▼a Lecture notes in computer science ; ▼v 3740.
945 ▼a KLPA


No. 소장처 청구기호 등록번호 도서상태 반납예정일 예약 서비스
No. 1 소장처 과학도서관/Sci-Info(2층서고)/ 청구기호 004.22 A187a 10 등록번호 521005101 도서상태 대출가능 반납예정일 예약 서비스 B M



Keynote Address I.- Processor Architecture for Trustworthy Computers.- Session 1A: Energy Efficient and Power Aware Techniques.- Efficient Voltage Scheduling and Energy-Aware Co-synthesis for Real-Time Embedded Systems.- Energy-Effective Instruction Fetch Unit for Wide Issue Processors.- Rule-Based Power-Balanced VLIW Instruction Scheduling with Uncertainty.- An Innovative Instruction Cache for Embedded Processors.- Dynamic Voltage Scaling for Power Aware Fast Fourier Transform (FFT) Processor.- Session 1B: Methodologies and Architectures for Application-Specific Systems.- Design of an Efficient Multiplier-Less Architecture for Multi-dimensional Convolution.- A Pipelined Hardware Architecture for Motion Estimation of H.264/AVC.- Embedded Intelligent Imaging On-Board Small Satellites.- Architectural Enhancements for Color Image and Video Processing on Embedded Systems.- A Portable Doppler Device Based on a DSP with High- Performance Spectral Estimation and Output.- Session 2A: Processor Architectures and Microarchitectures.- A Power-Efficient Processor Core for Reactive Embedded Applications.- A Stream Architecture Supporting Multiple Stream Execution Models.- The Challenges of Massive On-Chip Concurrency.- FMRPU: Design of Fine-Grain Multi-context Reconfigurable Processing Unit.- Session 2B: High-Reliability and Fault-Tolerant Architectures.- Modularized Redundant Parallel Virtual File System.- Resource-Driven Optimizations for Transient-Fault Detecting SuperScalar Microarchitectures.- A Fault-Tolerant Routing Strategy for Fibonacci-Class Cubes.- Embedding of Cycles in the Faulty Hypercube.- Session 3A: Compiler and OS for Emerging Architectures.- Improving the Performance of GCC by Exploiting IA-64 Architectural Features.- An Integrated Partitioning and Scheduling Based Branch Decoupling.- A Register Allocation Framework for Banked Register Files with Access Constraints.- Designing a Concurrent Hardware Garbage Collector for Small Embedded Systems.- Irregular Redistribution Scheduling by Partitioning Messages.- Session 3B: Data Value Predictions.- Making Power-Efficient Data Value Predictions.- Speculative Issue Logic.- Using Decision Trees to Improve Program-Based and Profile-Based Static Branch Prediction.- Arithmetic Data Value Speculation.- Exploiting Thread-Level Speculative Parallelism with Software Value Prediction.- Keynote Address II.- Challenges and Opportunities on Multi-core Microprocessor.- Session 4A: Reconfigurable Computing Systems and Polymorphic Architectures.- Software-Oriented System-Level Simulation for Design Space Exploration of Reconfigurable Architectures.- A Switch Wrapper Design for SNA On-Chip-Network.- A Configuration System Architecture Supporting Bit-Stream Compression for FPGAs.- Biological Sequence Analysis with Hidden Markov Models on an FPGA.- FPGAs for Improved Energy Efficiency in Processor Based Systems.- Morphable Structures for Reconfigurable Instruction Set Processors.- Session 4B: Interconnect Networks and Network Interfaces.- Implementation of a Hybrid TCP/IP Offload Engine Prototype.- Matrix-Star Graphs: A New Interconnection Network Based on Matrix Operations.- The Channel Assignment Algorithm on RP(k) Networks.- Extending Address Space of IP Networks with Hierarchical Addressing.- The Star-Pyramid Graph: An Attractive Alternative to the Pyramid.- Building a Terabit Router with XD Networks.- Session 5A: Parallel Architectures and Computation Models.- A Real Coded Genetic Algorithm for Data Partitioning and Scheduling in Networks with Arbitrary Processor Release Time.- D3DPR: A Direct3D-Based Large-Scale Display Parallel Rendering System Architecture for Clusters.- Determining Optimal Grain Size for Efficient Vector Processing on SIMD Image Processing Architectures.- A Technique to Reduce Preemption Overhead in Real-Time Multiprocessor Task Scheduling.- Session 5B: Hardware-Software Partitioning, Verification, and Testing of Complex Architectures.- Minimizing Power in Hardware/Software Partitioning.- Exploring Design Space Using Transaction Level Models.- Increasing Embedding Probabilities of RPRPs in RIN Based BIST.- A Practical Test Scheduling Using Network-Based TAM in Network on Chip Architecture.- Session 6A: Architectures for Secured Computing.- DRIL- A Flexible Architecture for Blowfish Encryption Using Dynamic Reconfiguration, Replication, Inner-Loop Pipelining, Loop Folding Techniques.- Efficient Architectural Support for Secure Bus-Based Shared Memory Multiprocessor.- Covert Channel Analysis of the Password-Capability System.- Session 6B: Simulation and Performance Evaluation.- Comparing Low-Level Behavior of SPEC CPU and Java Workloads.- Application of Real-Time Object-Oriented Modeling Technique for Real-Time Computer Control.- VLSI Performance Evaluation and Analysis of Systolic and Semisystolic Finite Field Multipliers.- Session 7: Architectures for Emerging Technologies and Applications I.- Analysis of Real-Time Communication System with Queuing Priority.- FPGA Implementation and Analyses of Cluster Maintenance Algorithms in Mobile Ad-Hoc Networks.- A Study on the Performance Evaluation of Forward Link in CDMA Mobile Communication Systems.- Session 8: Memory Systems Hierarchy and Management.- Cache Leakage Management for Multi-programming Workloads.- A Memory Bandwidth Effective Cache Store Miss Policy.- Application-Specific Hardware-Driven Prefetching to Improve Data Cache Performance.- Targeted Data Prefetching.- Session 9: Architectures for Emerging Technologies and Applications II.- Area-Time Efficient Systolic Architecture for the DCT.- Efficient VLSI Architectures for Convolution and Lifting Based 2-D Discrete Wavelet Transform.- A Novel Reversible TSG Gate and Its Application for Designing Reversible Carry Look-Ahead and Other Adder Architectures.- Implementation and Analysis of TCP/IP Offload Engine and RDMA Transfer Mechanisms on an Embedded System.

관련분야 신착자료

Trivedi, Vinay (2022)
김영일 (2021)
김재현 (2022)
Allado-McDowell, K (2022)
Isaacson, Walter (2022)